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Abstract: Although performance analysis is one of the most important phase of High Perfor-
mance Computing application development, analysis tools are complex to use. Most of the time,
they rely on performance counters which are hard to understand for the ﬁnal user. Therefore only
few advanced users are able to do an eﬃcient and precise analysis.
Moreover these counters focus on the processor while most of the performance issues are due to a
bad memory usage.
In this report, we present MOCA a new kind of analysis tool which provides an overview of the
memory access over time. We present MOCA's trace visualization through Ocelotl, a tool designed
to provided an aggregated view of data while loosing as few information as possible. Finally, we
explain how using these tools, the user can identify memory usage patterns, execution phases and
how to interpret them.
Key-words: Memory Proﬁling, Memory analysis, HPC, MOCA, Cartography, Ocelotl, Virtual
memory
MOCA un nouvel outil d'analyse de performances
Résumé : Bien que l'analyse de performances soit une phase importante du developpe-
ment d'applications de calcul haute performance, les outils d'analyses existants sont complexes
à utiliser. Ils se basent la plupart du temps sur des compteurs de performances diﬃciles à in-
terpréter pour l'utilisateur. De ce fait, seuls quelques utilisateurs aguerris sont capables de les
utiliser correctement pour mener à bien une telle analyse.
De plus ces compteurs se focalisent sur les performances de processeur alors que la plupart
des problèmes de performances proviennent d'une mauvaise utilisation de la mémoire.
Dans ce rapport, nous présentons MOCA un nouvel outil d'analyse qui se concentre sur la
mémoire. Nous proposons une visualization des traces produites par MOCA via l'outil Ocelotl
qui permet d'obtenir une vue aggregée en minimisant la perte d'informations. Finallement nous
expliquant, comment ces deux outils permettent à l'utilisateur de voir les schémas d'utilisation
de la mémoire, les phases d'éxecution et comment les interpréter.
Mots-clés : Proﬁling mémoire, Analyse mémoire, Calcul hautes performances, Cartography
mémoire, Ocelotl, MOCA, Mémoire virtuelle
Memory Organisation Cartography & Analysis 3
Contents
1 Introduction 4
2 MOCA 5
2.1 Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.1.1 Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.1.2 Usage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.2 Performances . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3 A study case 9
3.1 Visualisation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.2 Example on a matrix multiplication . . . . . . . . . . . . . . . . . . . . . . . . . 10
4 Conclusions 14
RR n° 8694
4 Beniamine, Corre, Dosimont, Huard
1 Introduction
Performance analysis is an important phase of HPC applications development. There are many
tools to do this kind of analysis, however they are not trivial to use. Proﬁler like Oproﬁle [13] can
be used to identify parts of the code on which we spend most of the time (hotspots). However
this does not tell us if there is an issue and what kind of issue we are facing. To do so, one
can looks at performance counters using PAPI [19] or Likwid [18]. These counters are based on
CPU register, they give information such as the number of cycles stalled waiting for memory
I/O, the number of cache faults, or idle cycles etc. They can help to understand the nature of
the problem. Nevertheless, these values are hard to understand and, to interpret them, we need
to combined and correlate them. Moreover, with complex applications, these tools provide too
many data to be easily interpreted.
Some advanced tools, such as Vtunes [16], HPCToolkit [1] or Paraver [15], based on proﬁling
and performance counters have been developed to help the user analysing these kind of data, yet
they are complex to use and they still require the analyst to go through a lot of data to spot and
understand the performance issues.
Furthermore, all these tools focus on the CPU while most performance issues come from
bad memory use. Indeed the gap between memory and CPUs frequencies is not negligible: we
need more than one hundred CPU cycles to do one memory access and it is still growing. To
compensate this gap, complex caching mechanisms are used to beneﬁt from these mechanisms
one needs to think in terms of memory access patterns. Moreover with Non Uniform Memory
Access, each CPU have some aﬃnity with a range of memory addresses, and the programmer
have to take this into account to write eﬃcient code [10].
There are not many tools able to proﬁle the memory usage as such analysis can be costly.
MemProf [12] is one of these tools, it is designed to detect NUMA remote access patterns. It
provides interesting information, however it is based on an AMD technology called Instruction
Based Sampling [11] and is therefore limited to a restricted family of AMD processors.
Cruz et al. have developed SPCD [6, 5, 7], it's a tool based on a Linux kernel module able
to detect inter-threads memory communications. They gather some useful information and their
analysis technique is portable and eﬃcient. However instead of displaying these informations to
the programmer, they use it directly inside a runtime to bind threads which communicate a lot
on the same processor.
In a previous study, we have presented HeapInfo [2], a Valgrind tool which intercepts memory
access, and provides a memory cartography to the user. Although this tool provides a new form of
analysis, Valgrind is based on instrumentation and not designed for HPC applications, therefore,
HeapInfo was too slow to be usable. Moreover Heapinfo traces visualisation was based on pdf
ﬁles generated by R, those ﬁles were too heavy to be correctly displayed by pdf viewers, and it
was almost impossible to zoom on diﬀerent parts of the cartography.
In this report, we present Memory Organisation Cartography & Analysis, a new tool based
on a kernel module which provides the same kind of analysis and even more than HeapInfo
with an overhead of factor ≤ 1.6. We will ﬁrst present MOCA's design and we will discuss its
performances in section 2. Then, in section 3, we show how to visualise and interpret MOCA's
output through a study case.
Inria
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2 MOCA
In this section we present Moca design, how to use it and we provide a small experimental
validation.
2.1 Design
HeapInfo's main drawback was the cost of binary instrumentation. Although there are some
faster instrumentation tools than Valgrind, such as DYNINST[3] or PIN [4]. We decided to
avoid instrumentation to reduce as much as possible the analysis overhead.
MOCA is based on a Linux kernel module which periodically records some memory access
by intercepting page faults (this mechanism is detailed in 2.1.1). Memory accesses are recorded
independently for each task (Linux internal representation of threads and processes) preserving
the analysed application's parallelism. All the access that are produced by one thread during
one period are grouped into chunks. Therefore we know for each recorded access when did it
occurs and which thread is responsible of it.
As we should not be able to keep all the recorded accesses on memory for complex application,
we need to ﬂush data during the execution. To do so, a user thread wakes up periodically and
reads MOCA's /proc ﬁles. These are virtual ﬁles and reading them triggers a callback inside
MOCA which ﬂushes all data.
2.1.1 Implementation
To record memory access, our module intercepts page faults by using a Linux jprobe. As page
faults do not occurs at each memory access, we periodically invalid the recorded addresses to
trigger some false page faults. This technique was introduced by [8] and is represented by ﬁgure
1.
The page fault handler is MOCA's central component, it needs to be eﬃcient to limit the
analysis overhead. Therefore we use hash maps to store each recorded informations such as
monitored tasks, recorded access, and false page faults.
To trigger a false page fault, we need to remove the PRESENT ﬂags from a Page Table Entry.
This is easy to do, nevertheless, it is way more complex to know if we are responsible for a
page fault or not. We propose two implementations to answer this question. The ﬁrst one
adds each PTE to a hash map while clearing the PRESENT ﬂags. This method implies a bit
of synchronisation, but is always reliable. Moreover only one thread can add false page faults
while many can test if a page fault is true or not, therefore we can use an eﬃcient reader/writer
synchronisation mechanism. The second method is a hack: a PTE present in the page table
but without the PRESENT ﬂags can only happen if a page have been swapped out. Therefore, if
we are sure that no page will ever be swapped out in our application, we can avoid using the
hash map. Obviously this hack can only be used if we have way more memory than what our
application needs as the module needs to store a lot of data in memory. If the application did
swap, Linux will kill the process as soon as it tries to access a swapped page. Therefore we
recommend to use the ﬁrst mechanism unless you really know what you are doing. The cost of
these implementations will be discussed in section 2.2.
When the monitoring thread wakes up, it ends the current chunk of each task, and mark all
accessed page as absent to trigger a page fault on the next access.
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Figure 1: Flow chart of MOCA's page faults
2.1.2 Usage
MOCA kernel module is not designed to be loaded manually, a script is provided to launch it.
One can monitor an application using the command:
moca -c "my_command" -a "my_arguments"
This script makes sure that MOCA is correctly loaded and ready to monitor an application
before starting it. The main idea of this script is described in the algorithm 1
MOCA will create a directory containing the application output, its output and the trace
ﬁles. By default MOCA traces are saved in ﬁles named Moca-taskX, where X is the ID of the
task owning the ﬁle (the ids starts at 0 and are attributed by creation order).
All of theses ﬁles starts with a Line giving the internalID and the system processID:
T internalId ProcessId
The Task0's ﬁrst line ends with the page_size of the machine.
The second line is always the beginning of a chunk:
C id N start end cpumask
Inria
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Algorithm 1 MOCA's launcher algorithm
if pid = 0 then
kill SIGSTP $$ # Child process
exec cmd args
else
modprobe moca main_pid=$pid # Parent process
kill SIGCONT $pid
end if
These lines contains the chunk id which is unique for a task, the number N of accesses in the
chunk, the chunk's beginning and end timestamp, and a bitmask telling which processors have
accessed to this chunk.
Each chunk line is followed by N access lines:
A @Virt @Phy countread countwrite cpumas
An access line corresponds to one page, it gives the virtual and physical addresses of the page,
the number of read and writes observed and a cpumask telling which processors are responsible
of this access. Please note that currently the physical page addresses detection is experimental
and may not be reliable.
MOCA provides many parameters to do ﬁne tuning aiming at speeding up the analysis,
among them: the monitor thread's wakeup interval (its impact is discussed in 2.2), the number
of chunks stored in memory and the number of addresses that we can store in a chunk.
2.2 Performances
In this section, we evaluate the impact of MOCA's on the execution time of a parallel matrix
multiplication. All experiments ran on a virtual machine made with kameleon[17], its recipe is
available here http://moais.imag.fr/membres/david.beniamine/kameleon/deb_virt_dev_
RR_MOCA.tar.gz. The host machine is composed of a 6 core Intel Xeon E5-1607 with 16G
of RAM, its operating system is a Debian Wheezy. The VM consists of a Debian Jessie running
on 2 cores identical to the host and with 4G of RAM. Each point is the result of 30 diﬀerent
runs.
In our ﬁrst experiment, we try to evaluate the impact of the wakeup interval, as explain earlier
it should be one of the most important settings. Figure 2a presents the eﬀect of this setting on
the execution time. A wakeup interval of 0 ms means an execution without monitoring. We
can see that when the interval is too small (≤ 30 ms), the execution time grows exponentially.
This can be explained by the fact that every 50 ms, Linux scheduler wakes up and chooses the
next process to execute, therefore if we monitor the application more often than that, we don't
give enough time to the application to actually do its computations. Nevertheless, when the
interval is ≥ 40 ms, the overhead goes down and stabilises between 1.6 to 1.3 times the original
execution time. Although this overhead is not negligible, it is a reasonable cost for obtaining
memory access information, and it is a great improvement compared to HeapInfo.
Figure 2b shows the number of events (memory access) captured for each value of the wakeup
interval. For small wakeup intervals, as we spend most of the time in our tools, almost each
memory access triggers a false page fault. Therefore the number of captured events is high for
these values(≥ 106). This also explains why the monitoring takes so much time for wakeup
intervals ≤ 30 ms. On the other hand, when the wakeup interval is too high (≥ 80 ms), we miss
a lot of events.
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Figure 2: Impact of the monitor thread's wakeup interval on a parallel matrix multiplication of
10002 doubles. A wakeup interval of 0 ms means no monitoring.
The two plots of ﬁgure 2 show clearly that we can reach a nice trade-oﬀ between performances
and precision of the trace with a wakeup interval between 40 and 60 ms. As this interval
is synchronised with the Linux scheduler interval, we should obtain similar results with other
applications.
The second experiment shows the impact of the false page faults. We compare the two
page faults mechanisms previously presented (hashmap and hack) with a normal run out of
MOCA (nomonitor) and a monitoring run without false page faults (none). Figure 3b shows
the number of events captured with both implementations and without using false page faults. It
clearly shows that the mechanism is required for a good analysis. The number of event captured
by the two implementations is comparable.
Finally ﬁgure 3a shows the impact of the false page faults mechanism on the overall execution
time. When we disable the false page faults, the execution time is comparable to a normal exe-
cution. However we saw with the previous ﬁgure that it is not a good idea to do so. As expected,
the hack false page faults is the faster implementation as it does not require any synchronisation.
Nevertheless, the hashmap method is only 1.2 times slower and is always reliable. Furthermore if
we are monitoring an application slow enough to make this diﬀerence not negligible, it is highly
probable that your application uses enough memory to swap when monitored. Therefore we
recommend to use the hashmap mechanism except if you really know what you are doing.
Inria
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Figure 3: Impact of the false page faults mechanism on a parallel matrix multiplication of 10002
doubles.
3 A study case
In this section we will ﬁrst explain how the visualisation of MOCA traces works, then we will
present an example analysis.
3.1 Visualisation
One of Heapinfo's drawbacks was the visualisation: the cartography were outputted as pdf ﬁles.
When the traces became too large, there were more information than pixels, the traces were
messy and hard to interpret. Furthermore, it was almost impossible to zoom-in on diﬀerent
parts or to focus on some type of events.
MOCA's output is designed to be imported inside the trace visualisation framework Framesoc
[14], and to be visualised using Ocelotl [9]. This tool uses an adaptive algorithm to aggregate data.
This algorithm returns a set of results which provides a trade-oﬀ between the information loss
and the reduction of the visualisation complexity. The user has then the possibility to move the
cursor between a precise view of the trace or something more aggregated. Moreover it provides
the ability to navigate through the trace, focus on one type of event or another.
We provide two diﬀerent views of MOCA's traces. The ﬁrst, is a memory gantt chart, it
shows memory usage of each threads, as we can see in ﬁgure 4. This view can be used to spot
diﬀerence in the memory usage in terms of quantity or pattern. The second, quite similar to
HeapInfo's cartography, displays the memory addresses accessed depending on the time, as we
can see in ﬁgure 5. It allows the user to focus on the global memory pattern. We provide both
views for physical and virtual addresses. Most of the time virtual addresses are recommended to
have a better understanding of what the code is doing. However, working on physical addresses
can be useful for NUMA machines to detect remote access. We will explain how to use these
RR n° 8694
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Figure 4: Memory-gantt view of a parallel matrix multiplication.
views in the next section.
On both ﬁgures, we can notice that the memory hierarchy (on the left) is a tree. For the ﬁrst
view, the top level correspond to the threads/ processes. In ﬁgure 4 we can clearly identify 3
threads. The second level is created by merging together successive set of addresses. Every other
level is computed by cutting the previous into two or three parts. The last level corresponds
to the pages address detected by MOCA. Although this hierarchy is a bit artiﬁcial it shows the
diﬀerent parts of the memory (stack, heap, library, etc.). Furthermore, it can be used to compute
a pre aggregation which can speed Ocelotl up. For the cartography view, the tree is identical,
except that the ﬁrst level is the second one of the memory gantt view.
3.2 Example on a matrix multiplication
In this section, we show an example use of MOCA. The studied application is a parallel matrix
multiplication done by 2 threads. The algorithm is quite naive: a master thread initializes the
matrix then creates two threads. Each thread will compute half of the result matrix: the ﬁrst
will do the even index and the second the odds, which gives us the algorithm 2.
Algorithm 2 Matrix multiplication thread algorithm
for l=0; l<sz; l++ do
for c=myid(); c<sz; c+=NbThreads() do
for k=0; k<sz; k++ do
Res[l][c]=A[l][k]*B[k][c]
end for
end for
end for
If we go back to ﬁgure 4, we see clearly the master/slave behaviour of the threads. While the
two slave threads have a similar memory access pattern, the master threads seems to do all its
Inria
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Figure 5: Cartography view of a parallel matrix multiplication
access at the beginning of the execution. Moreover it seems to access all the memory at once.
We can also see that it does less access at a time as the blocks are lighter. From this picture, we
can clearly identify two phases:
1. The three threads seem to use the memory, it is the initialisation phase.
2. Only two threads are awake, they follow the same access pattern: it is the computational
phase.
Now let's zoom on the initialisation step. The result is shown in ﬁgure 6. We can clearly
see that, contrary to what we thought on the last picture, during the initialisation phase, only
the master thread is working. We can identify a three diagonal patterns happening at the same
time, it correspond to the matrix initialisation. Moreover we see a few green access, while all the
other are reds. Here a red access mean that it is on a page used by several threads, while green
is for private data. Therefore we can see that the master thread also access to some private data.
Among these data, we can ﬁnd a pid array used to wait the end of the slave threads.
The cartography view of this initialisation phase, is almost identical except that we won't be
able to know which thread is responsible for the accesses. However the global cartography view
shown in ﬁgure 5 gives more information. In addition to the two execution phases, we can clearly
identify three memory structures with diﬀerent access patterns. Those structures correspond to
the matrices. For the ﬁrst and the third, we can see a regular diagonal access pattern which
means that the matrix are accessed linearly. As most cache optimizations such as prefetching
are designed for linear access, his is a good pattern.
By focusing on the middle of the execution and setting the aggregation to 0, we obtain the
ﬁgure 7. We can't identify a clear pattern on the middle matrix, however, we see that at each
time slots we access more a slightly diﬀerent part of the matrix (the lighter a block is, the less
access it contains). The access on this matrix seems dense and not designed to ﬁt in a cache.
Now, if we take a look at the algorithm 2, we can explain the density of the accesses. We go
through all the matrix B while working on only one line of A. Moreover the two threads works
on two diﬀerent columns at the same time, while the work on the same lines of A and Res. Due
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Figure 6: Memory-gantt view of a paralell matrix multiplication, initialisation
to the representation of 2D matrix in C, each access on B is separated from sz doubles. Hence
Ocelotlgroups almost everything in a huge chunks of access on all the matrices. To improve this
application, we should try to work on small blocks of B. This is indeed the strategy used to
compute eﬃcient matrix multiplication. Although this example is quite simple, it shows how
MOCA's trace can easily highlight wrong memory access patterns.
Inria
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Figure 7: Cartography view of a parallel matrix multiplication, computing phase.
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4 Conclusions
Performance analysis is one of the most important steps while writing high performance code.
However it is a complex task and many analysis tools require a deep understanding of the machine
to use them. Moreover while most performance issues come from bad memory usage, usual tools
rely on CPU based metrics. They do so because analysing a dense memory traﬃc can be costly
and provides huge traces potentially hard to understand.
In this report, we have introduced MOCA a new kind of analysis tool which focuses on the
memory. We showed that MOCA has an acceptable overhead, one can expect to do an analysis
in 1.3 to 1.6 times the normal execution time. We have also evaluated the impact of the diﬀerent
components and settings of MOCA in terms of execution time and analysis precision.
We have shown through a study case how MOCA can be used to detect memory usage pat-
terns and execution phases. Furthermore, we have shown how to identify potentially problematic
parts of code.
The next step will be to monitor and optimise real applications on NUMA machines and to
compare and/or combine our analysis with the result of classic tools.
Inria
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